

12. Addressing

This clause describes how addresses are transformed between a slave's memory map and a master's address space. [Clause 13](#) also describes how to determine which bits of the memory map are visible in the master's address space.

Indirect interfaces and the associated indirectly accessible memory map do not directly add to the address map. Rather, each indirect interface requires a separate address map calculation. Address map calculation for indirect interfaces is the same as a slave bus interface. The indirect address field and indirect data field are analogous to the logical address and data ports of a slave bus interface.

NOTE—In both [Clause 12](#) and [Clause 13](#), *equation variables* are denoted with letters offset in parenthesis, e.g., (b), (d), etc; whereas, the equations themselves are numbered (and offset in parenthesis), e.g., (1), (31), etc. Any subsequent references are shown as superscripted (and enclosed in parenthesis), e.g., `address_offset(a)` or `item_width(4)`.

12.1 Calculating the bit address of a bit in a memory map

A *memory map* consists of a set of address blocks, subspace maps, and banks containing further address blocks, subspace maps, and banks (to any number of levels). To calculate the address of a bit within an address block or subspace map relative to the containing memory map, its bit address needs to be calculated relative to its parent. If that parent is a bank, how that bank modifies the address needs to be calculated first, and then continue working up the bank structure until the memory map is reached. To do so, the following formulas apply.

— For a bit in an address block directly in a memory map:

$$\text{address_offset} = \text{offset in address unit bits} \quad (a)$$

The *address_offset* describes the offset in address-unit-bits. In IP-XACT, the following items' offset are described in address-unit-bits: `addressBlock` base-address, register and register-file `addressOffset`, bank `baseAddress`, and subspaceMap `baseAddress`.

$$\text{bit_offset} = \text{offset in bits} \quad (b)$$

The *bit_offset* describes the offset in bits. In IP-XACT, the `bitOffset` for fields is described in bits.

$$\text{addressBlock_bit_address} = ((\text{address_offset}^{(a)} + \text{addressBlock.baseAddress}) \times \text{memoryMap.addressUnitBits}) + \text{bit_offset}^{(b)} \quad (1)$$

— For a bit in a subspace map:

$$\text{subspaceMap_bit_address} = ((\text{address_offset}^{(a)} + \text{subspaceMap.baseAddress}) \times \text{addressSpace.addressUnitBits}) + \text{bit_offset}^{(b)} \quad (2)$$

However, the following formulas need to be used on any containing banks.

a) For an item (bank, subspace map, or address block) within a serial bank:

$$\text{container_addressUnitBits} := \text{memoryMap.addressUnitBits} \mid \text{addressSpace.addressUnitBits} \quad (3)$$

$$\text{item_width} := \text{addressBlock_width}^{(14)} \mid \text{subspaceMap_width}^{(15)} \mid \text{bank_width}^{(16)} \quad (4)$$

$$\text{item_range} := \text{addressBlock_range}^{(8)} \mid \text{subspaceMap_range}^{(9)} \mid \text{bank_range}^{(11)} \quad (5)$$

$$\text{item_rows} = \text{ceiling}((\text{item_range}^{(5)} \times \text{container_addressUnitBits}^{(3)}) / \text{item_width}^{(4)}) \quad (6)$$

The effective range of an item is its range rounded up to the nearest complete row:

$$item_effective_range = item_rows^{(6)} \times item_width^{(4)} \quad (7)$$

The range of an item is calculated depending on its type:

- 1) For an address block the range is the value of the range subelement;

$$addressBlock_range = addressBlock.range \quad (8)$$

- 2) For a subspace map which references a segment, the range is the value of the segment's range elements; for other subspace maps, the range is the value of the address space's range subelement, then the range is normalized by multiplying it with the address space's address unit bits and then divided by the subspace map's memory map address unit bits;

$$subspaceMap_range = (addressSpace_range^{(10)} \times addressSpace.addressUnitBits) / memoryMap.addressUnitBits \quad (9)$$

$$addressSpace_range := addressSpace.range \mid addressSpace.segment.range \quad (10)$$

- 3) For a bank the range is dependent on its alignment;

$$bank_range := serial_bank_range^{(12)} \mid parallel_bank_range^{(13)} \quad (11)$$

- 4) For a serial bank, the range is the sum of the effective ranges of the subitems;

$$serial_bank_range = \sum_{i=0}^{n-1} item_effective_range_{[i]}^{(7)} \quad (12)$$

- 5) For a parallel bank, the range is the (largest `item_rows` of all the subitems) \times (bank_width/addressUnitBits);

$$parallel_bank_range = \max(item_rows^{(6)}[0], \dots, item_rows^{(6)}[n-1]) \times parallel_bank_width^{(18)} / container_addressUnitBits^{(3)} \quad (13)$$

(i.e., the effective range of an item is its range rounded up to the nearest complete row)

The width of an item is calculated depending on its type:

- 6) For an address block, the width is defined as the value of the **width** subelement;

$$addressBlock_width = addressBlock.width \quad (14)$$

- 7) For a subspace map, the width is the width of the address space of the referenced bus interface;

$$subspaceMap_width = addressSpace.width \quad (15)$$

- 8) For a serial bank, the width is the width of the widest subitem;

$$bank_width := serial_bank_width^{(17)} \mid parallel_bank_width^{(18)} \quad (16)$$

$$serial_bank_width = \max(item_width^{(4)}[0], \dots, item_width^{(4)}[n-1]) \quad (17)$$

- 9) For a parallel bank, the width is the sum of the widths of the subitems.

$$parallel_bank_width = \sum_{i=0}^{n-1} item_width_{[i]}^{(4)} \quad (18)$$

b) For an offset within item n in a serial bank:

$$serial_bank_bit_address = bit_offset^{(b)} + \left(\sum_{i=0}^{n-1} item_effective_range_{[i]}^{(7)} \times container_addressUnitBits^{(3)} \right) \quad (19)$$

c) For a bit within item n in a parallel bank containing m items:

$$bit_offset_in_row = bit_offset^{(b)} \bmod item_width^{(4)}[n] + \sum_{i=0}^{n-1} item_width_{[i]}^{(4)} \quad (20)$$

$$row_bit_offset = \sum_{i=0}^{n-1} item_width_{[i]}^{(4)} \times (bit_offset^{(b)} / item_width^{(4)}[n]) \quad (21)$$

$$parallel_bank_bit_address = row_bit_offset^{(21)} + bit_offset_in_row^{(20)} \quad (22)$$

Once the bit address within a top-level bank has been calculated, the bit address within the memory map can be derived from the following formula:

$$bank_bit_address := parallel_bank_bit_address^{(22)} \mid serial_bank_bit_address^{(19)} \quad (23)$$

$$memory_map_bit_address = address_space_bit_address = block_bit_address^{(25)} + (item.baseAddress \times container_addressUnitBits^{(3)}) \quad (24)$$

$$block_bit_address := subspaceMap_bit_address^{(2)} \mid addressBlock_bit_address^{(1)} \mid bank_bit_address^{(23)} \quad (25)$$

12.2 Calculating the bus address at the slave bus interface

The bus address of a bit at the slave bus interface can be derived from the following formulas:

$$slave_bus_address = memory_map_bit_address^{(24)} / slave.bitsInLau \quad (26)$$

On a bus, the bit offset gives the offset within the LAU of the bit using the following formula:

$$slave_bit_offset = memory_map_bit_address^{(24)} \bmod slave.bitsInLau \quad (27)$$

12.3 Calculating the address at the indirect interface

The address of a bit at an indirect interface can be derived from the following formula:

$$indirect_interface_bus_address = memory_map_bit_address^{(24)} / indirect_interface.bitsInLau \quad (28)$$

The bit offset gives the offset within the LAU of the bit using the following formula:

$$\text{indirect_interface_bit_offset} = \text{memory_map_bit_address}^{(24)} \bmod \text{indirect_interface.bitsInLau} \quad (29)$$

12.4 Address modifications of a channel

The address at the mirrored slave interface can be derived from the following formula:

$$\text{mirrored_slave_bus_address} = (\text{slave_bus_address}^{(26)} \times \text{slave.bitsInLau}) / \text{mirroredSlave.bitsInLau} \quad (30)$$

This is then modified by the remap address:

$$\text{mirrored_slave_row_address} = \text{mirrored_slave_bus_address}^{(30)} + (\text{mirroredSlave.baseAddress.remapAddress}) \quad (31)$$

where *remapAddress* is the remap address for the current state of the channel.

$$\text{mirrored_master_bus_address} = (\text{mirrored_slave_row_address}^{(31)} \times \text{mirroredSlave.bitsInLau}) / \text{mirroredMaster.bitsInLau} \quad (32)$$

12.5 Addressing in the master

The bus address at the master bus interface can be derived from the following formula:

$$\text{master_bus_address} = (\text{mirrored_master_bus_address}^{(32)} \times \text{mirroredMaster.bitsInLau}) / \text{master.bitsInLau} \quad (33)$$

This gives a bit address of

$$\text{master_bit_address} = \text{master_bus_address}^{(33)} \times \text{master.bitsInLau} \quad (34)$$

The bit address may then be converted to an addressing unit address and offset using the formulas:

$$\text{addressSpace_bus_address} = \text{master_bit_address}^{(34)} / \text{addressSpace.addressUnitBits} \quad (35)$$

$$\text{addressSpace_bit_offset} = \text{master_bit_address}^{(34)} \bmod \text{addressSpace.addressUnitBits} \quad (36)$$

12.6 Address translation in a bridge

The address at the master interface for a bridge can be derived from the following formulas:

a) The bus address at the master bus interface is:

$$\text{bridge_master_bus_address} = \text{slave_bus_address}^{(26)} \quad (37)$$

This gives a bit address of

$$\text{bridge_master_bit_address} = \text{bridge_master_bus_address}^{(37)} \times \text{bridge_master.bitsInLau} + \text{bridge_master.addressSpaceRef.baseAddress} \times \text{addressSpace.addressUnitBits} \quad (38)$$

The master bit address (also equal to the address space bit address) may be converted to an addressing unit address and offset of the *addressSpace* using the formulas:

$$\text{bridge_address_space_address} = \text{bridge_master_bit_address}^{(38)} / \text{addressSpace.addressUnitBits} \quad (39)$$

$$\text{bridge_address_space_offset} = \text{bridge_master_bit_address}^{(38)} \bmod \text{addressSpace.addressUnitBits} \quad (40)$$

- b) The bit address may also be converted to the address of the bridged slave interface by using the following formulas:

- 1) For a transparent bridge:

$$\text{bridge_slave_address} = \text{bridge_address_space_address}^{(39)} \times \text{addressSpace.addressUnitBits} / \text{bridge_slave.bitsInLau} \quad (41)$$

- 2) For an opaque bridge:

$$\text{bridge_slave_address} = (((\text{bridge_address_space_address}^{(39)} - \text{segment.addressOffset}) \times \text{addressSpace.addressUnitBits}) / \text{bridge_slave.bitsInLau}) + \text{slave_bus_address}^{(26)} \quad (42)$$

- c) When an indirect interface is bridging to a master, the bit address may also be converted to the address of the indirect interface using the following formulas:

- 1) For a transparent bridge:

$$\text{bridge_indirect_interface_address} = (\text{bridge_address_space_address}^{(39)} \times \text{addressSpace.addressUnitBits}) / \text{bridge_indirect_interface.bitsInLau} \quad (43)$$

- 2) For an opaque bridge:

$$\text{bridge_indirect_interface_address} = (((\text{bridge_address_space_address}^{(39)} - \text{segment.addressOffset}) \times \text{addressSpace.addressUnitBits}) / \text{bridge_indirect_interface.bitsInLau}) + \text{slave_bus_address}^{(26)} \quad (44)$$

13. Data visibility

The addressing descriptions in [Clause 12](#) presume each bus interface only maps a single logical address port (a port with an **isAddress** qualifier) and a single logical data port (a port with an **isData** data qualifier). See also: [5.6](#) and [5.9](#).

If a bus interface maps more than one address or data port, then each combination of address and data ports implies a separate addressing and data visibility calculation. To calculate the address map for a particular type of transaction, the data and address ports that transaction uses need to be known first.

The most common case for multiple data ports in a single bus interface is where there are separate read and write data ports; however, their relevant properties of the read and write data ports are typically identical—giving identical read and write address maps.

13.1 Mapped address bits mask

The mapped address bits need to be taken into account when calculating the data visibility to the interface by deriving a mask from the set of address bits mapped in the interface. This mask is 'bitwise anded' with the `bus_address`.

interface_mapped_address_bits = a mask derived from the set of address bits mapped in the interface (c)

$$\text{interface_bus_address} := \text{slave_bus_address}^{(26)} \mid \text{mirrored_slave_bus_address}^{(30)} \mid \text{mirrored_master_bus_address}^{(32)} \mid \text{master_bus_address}^{(33)} \mid \text{bridge_master_bus_address}^{(37)} \quad (45)$$

$$interface_visible_bus_address = interface_bus_address^{(45)} \& interface_mapped_address_bits^{(c)} \quad (46)$$

13.2 Address modifications of an interconnection

The bus address is carried between adjacent bus interfaces (slave and mirrored slave, master and mirrored master, or master and slave) on the bus's **isAddress** logical port. If this port is a wire port, the address is always carried as parallel bits with the least significant bit of the address on logical bit 0 of the port. The interconnection can modify the address in two ways:

- a) If some address bits are not connected, addresses with those bits set are not accessible from the master.
 - 1) Examine the logical vectors in the port maps to determine which address bits are connected.
 - 2) Transactional ports always carry all address bits across the interconnection.
- b) If the value of **bitsInLau** differs on the two sides of the interconnection, the interpretation of the address as a bit address can vary by the ratio of the interfaces' **bitsInLau**. This, however, does not alter the actual bus address.

13.3 Bit steering in a channel

How addresses are modified within a channel depends on the value of **bitSteering** in the mirrored slave interface. It also depends on the relative width of the mirrored master and mirrored slave data ports, where this width is defined to be the total number of bits of the logical data port that are mapped in the bus interface. If **bitSteering** is on, or the slave is wider than or the same width as the master, the addresses are simply modified to take into account any change in **bitsInLau** between the mirrored slave and the mirrored master, as shown in the following formula:

$$mirrored_master_steering_on_visible_bus_address = mirrored_master_bus_address^{(32)} \& mirrored_master_mapped_address_bits^{(c)} \quad (47)$$

If **bitSteering** is off and the mirrored slave is narrower than the mirrored master, the address is adapted so all locations in the slave's memory map are visible:

$$mirroredMaster_width = \text{relative width of the dataport of the mirrored master interface} \quad (d)$$

$$mirroredSlave_width = \text{relative width of the dataport of the mirrored slave interface} \quad (e)$$

$$mirrored_slave_bit_address = mirrored_slave_row_address^{(31)} \times mirroredSlave.bitsInLau \quad (48)$$

$$mirrored_master_bit_address = mirrored_slave_bit_address^{(48)} \bmod mirroredSlave_width^{(e)} + ((mirrored_slave_bit_address^{(48)} / mirroredSlave_width^{(e)}) \times mirroredMaster_width^{(d)}) \quad (49)$$

$$mirrored_master_steering_off_visible_bus_address = mirrored_master_bit_address^{(49)} / mirroredMaster.bitsInLau \& mirrored_master_mapped_address_bits^{(c)} \quad (50)$$

Finally, **bitSteering** has a different meaning in a mirrored slave interface than in a master or slave interface. In a master or slave interface, it means the component shall modify which bit lanes are used for data when accessing narrow devices. In a mirrored slave interface, it means the addresses from a mirrored master interface are not modified for transfers to a narrower mirrored slave data port.

13.4 Visibility of bits

A bit in the slave's memory map is visible in the master's address space if:

- it is in an address range visible to the master;
- the master and slave agree on which bit lane the bit should appear and this bit lane is connected between the master and the slave.

13.4.1 Visible address ranges

Two conditions need to be fulfilled for an address in the slave to be visible to the master.

- a) The address at the mirrored slave shall be within the range supported by the mirrored slave interface:

$$\text{mirrored_slave_visible_bus_address} < \text{mirroredSlave.baseAddress.range} \quad (51)$$

- b) The address in the address space shall be within the range supported by the master address space for that bus interface:

$$0 \leq \text{master_bit_address}^{(34)} < \text{addressSpace.range} \times \text{addressSpace.addressUnitBits} \quad (52)$$

13.4.2 Bit lanes in memory maps

The local bit lane of a bit in an address block is:

$$\text{address_block_bit_lane} = \text{addressBlock.bit_offset}^{(b)} \bmod \text{addressBlock.width} \quad (53)$$

Similarly, in a subspace map the bit lane is:

$$\text{subspace_map_bit_lane} = \text{subspaceMap.bit_offset}^{(b)} \bmod \text{addressSpace.width} \quad (54)$$

where the *addressSpace.width* is the width of the address space of the referenced master bus interface.

If the address block or subspace map is at the top-level of the memory map or only within serial banks, the bit lane in the memory map is the local bit lane.

$$\text{local_bit_lane} := \text{address_block_bit_lane}^{(53)} \mid \text{subspace_map_bit_lane}^{(54)} \quad (55)$$

If it is item *n* in a parallel bank, then:

$$\text{bank_bit_lane} = \sum_{i=0}^{n-1} \text{item_width}_{[i]}^{(4)} + \text{local_bit_lane}^{(55)} \quad (56)$$

If it is in multiple hierarchical parallel banks, this formula is applied at each higher level with the lower-level *bank_bit_lane* replacing *local_bit_lane*.

The bit lane in the memory map is the top-level *bank_bit_lane*.

13.4.3 Bit lanes in address spaces

The bit lane in an address space can be derived from the following formula:

$$\text{address_space_bit_address} = \text{master_bit_address}^{(34)} \quad (57)$$

$$\text{address_space_bit_lane} = \text{address_space_bit_address}^{(57)} \bmod \text{addressSpace.width} \quad (58)$$

13.4.4 Bit lanes in bus interfaces

In a bus interface, the logical bit numbers of the data port carry the corresponding bit lanes. For example, if a slave bus interface has a data port with a logical vector of `[15:8]`, this port can access bit lanes 15 to 8 of the memory map and logical bit lanes 15 to 8 in the connected mirrored slave or master interface.

13.4.5 Bit lanes in channels

All bus interfaces on a channel shall use the same logical numbering of data port bits. This means data bits cannot be moved between bit lanes in a channel by giving the mirrored bus interfaces different logical to physical mappings on their data ports.

13.4.6 Bit steering in masters and slaves

Bit steering only takes effect when the master and the slave have data ports of different widths. If they do and bit steering is enabled (i.e., `bitSteering` is on in the master or slave interface) for the bus interface with the wider data port, then this data port shall move its copy of output data to the correct bit lanes for the narrower port and read its input data from the correct bit lanes for the narrower port.

If bit steering is disabled in the wider port, the master can only access data at a particular address when the bit lane for that address in the address space is connected (through the bus interfaces and a channel) to the bit lane for the corresponding address in the memory map.

The following also apply.

- The **bitSteering** value has a different meaning in mirrored slaves. See [12.2](#).
- Some buses with bit steering may only support certain data port widths. Describing which widths are supported is outside the scope of IP-XACT.
- Bit steering allows software or hardware away from the bus interface to work without knowing the width of devices on the far side of the bus. To provide this functionality, a bus supporting bit steering normally gives the same address bits to all devices, irrespective of their widths, and does not adapt addresses to the width of the slave bus interfaces (i.e., `bitSteering` is on in the mirrored slave bus interfaces). Thus, a non-bitsteering master on such a bus only has access to some of the memory rows of narrower slaves.