SV-AC_Minutes_2016_03_09 < P1800

P1800 Web>SystemVerilogAssertionCommittee>SVACMeetingMinutes>SV-AC_Minutes_2016_03_09 (2016-03-15, ErikSeligman) (raw view)EditAttach
Minutes from SV-AC Committee Meeting

Date:    2016-03-09

Time:    17.00:00 UTC (9:00 PST)

Duration: 1 hour

*Agenda*
   * Reminder of IEEE patent policy<br /> See: http://standards.ieee.org/board/pat/pat-slideset.ppt
   * Minutes approval
   * Email ballot results
   * Mantis 3672: hierarchical access to named block in assertion action blocks
   * Mantis grading (4037, 5476, 5517, 5520, 5549, 5551)
   * Mantis 5548: Non-degeneracy: limitations and references
   * Opens

*Attendance Record*

<u>Legend:</u>

x = attended

- = missed

r = represented

. = not yet a member

v = valid voter (2 out of last 3 or 3/4 overall)

n = not a valid voter

t = chair eligible to vote only to make or break a tie

Attendance re-initialized on 2016-03-09:

v[x] Shalom Bresticker (Accellera)

v[x] Eduard Cerny (Synopsys)

v[x] Ben Cohen (Accellera)

t[x] Dmitry Korchemny (Synopsys - Chair)

v[x] Manisha Kulshrestha (Mentor Graphics)

v[x] Anupam Prabhakar (Mentor Graphics)

v[x] Erik Seligman (Intel – Co-chair)

v[x] Samik Sengupta (Synopsys)

  |- attendance on 2016-03-09

|--- voting eligibility on 2016-03-09

*Minutes*

<u>IEEE patent policy reminder</u>

<u>Minutes approval</u>

Ben: Move to approve the minutes from SV-AC meeting 2016-02-24.

Ed: Second

Vote: 7y/0n/0a

Meeting minutes have been approved.

<u>Email ballot results</u>

The vote on 5511 was positive, but there were several friendly amendments and the proposal was amended several times.

Manisha explained changes made in the proposal.

Anupam: Move to voice vote to accept the proposal.

Ed: Second.

Vote: 7y/0n/0a – proposal accepted

<u>Mantis 3672: hierarchical access to named block in assertion action blocks</u>

Ed: The proposal is ready to vote.

Shalom: My issues are also ready for voting (4041, 5520, 5572)

<u>Mantis 3117: make it clear that rewriting algorithm (F.4.1) applies to checker and let</u>

Manisha: I uploaded a proposal. Need a reviewer.

<u>Mantis 4037: Define false vacuity and contributions to pass/fail counters in simulation</u>

Ben: The reason to handle this proposal in this PAR is the undefined behavior for coverage counting in presence of vacuity in some cases.

Ed, Dmitry: This is, indeed, a conceptual problem. However, it does not happen in practice.

Ed: E.g., a property with double negation will behave differently.

Dmitry: Need more discussion for this item.

<u>Mantis 5548: Non-degeneracy: limitations and references</u>

Ben: The industrial simulators not always impose the non-degeneracy rule.

Dmitry: The existing non-degeneracy condition prevents several rewriting rules. Followed-by with a degenerate sequence cannot succeed.

Manisha: However, according to current definition, followed-by should require a non-degenerate antecedent. Need to make this requirement explicit.

---++ Comments

%COMMENT%
Topic revision: r1 - 2016-03-15 - 20:54:08 - ErikSeligman
P1800