TWiki
>
P1076 Web
>
Vhdl2019MeetingMinutes
>
MeetingFebruary16
(revision 5)
Edit
Attach
P1076 February 16, 2012 Meeting Minutes
Attendees:
JimLewis
*
PeterFlake
*
HansTiggeler
*
DavidBishop
*
MartinThompson
*
RyanHinton
*
JarekKaczynski
Agenda:
Approve January 26 Meeting Minutes. Motion:
PeterFlake
2nd:
HansTiggeler
How to handle ISAC tasks?
Fork Join
Std_logic_arith
Call for proposals for new items
Review items in the
collected requirements list
Review requirements lists from VHDL-200X/Accellera effort
Assign owners to raw items and work toward proposals
Login to get the
Dial-in Information
Sign-in on the Whiteboard
ISAC - How to handle requested language clarifications & reported issues
Current web page at:
http://www.eda.org/isac/
Propose that we bring page over to twiki and meet on issues asynchronously
AI Jim: Create ISAC page on TWIKI
Fixed and Floating Point Algorithmic Packages
Working on doc and will post it soon.
Preliminary:
http://www.eda.org/twiki/pub/P1076/MeetingWhiteboard/fixed_alg_ug.pdf
Deterministic Approximations of trig:
http://www.ganssle.com/approx/approx.pdf
Keep math real heritage, but having matlab aliases would be good.
David to upload packages and doc and post a link
This is an independent effort from the matrix packages.
Some dependencies on the complex math
Concurrent Communication - subsumes fork and join
AI Jim: Start proposal on synchronization primitives
Emails on reflector by Jerry and Jim
Interfaces
Protected types + internal public signals
Think of the object that holds a protected type as a handle rather than as a variable - as you cannot assign to an object with a protected type
DPI
Peter updated the proposal per previous meeting minutes
std_logic_arith
Interfacing std_logic_arith and numeric_std is awkward
It would be facilitated if std_logic_arith.unsigned and std_logic_arith.signed were an alias to numeric_std.unsigned and numeric_std.signed.
This would simplify structural code, but not RTL code.
To simplify both in RTL code may result in different behavior wrt warnings and errors, which may be too much change.
First step, propose change to vendor owner.
If that does not take, propose adoption by IEEE
Propose that it is donated to IEEE or alternately propose that vendor makes a change
Action Items:
Jim: Proposals for concurrent communication, interfaces, std_logic_arith
Jim: create ISAC page on TWIKI
Next Meeting Date(s):
Thursday March 1, 8 am Pacific
Thursday March 15, 8 am Pacific
Edit
|
Attach
|
P
rint version
|
H
istory
:
r6
<
r5
<
r4
<
r3
<
r2
|
B
acklinks
|
R
aw View
|
Raw edit
|
More topic actions...
Topic revision: r1 - 2020-02-17 - 15:36:20 -
TWikiGuest
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback