TWiki
>
P1076 Web
>
Vhdl2019CollectedRequirements
>
MacrosC
(revision 1) (raw view)
Edit
Attach
---+ Support C like macros %TOC% ---++ Recommendation: Reject ---++ Proposal Information * Who Updates: * Date Last Updated * Priority: * Complexity: * Focus: Performance ---++ Requirement Summary & Rationale [[2013_MeetingFebruary21][Meeting Minutes Feb 21, 2013]] C like macros go somewhat too far. For example, we can use a C macro to replace the word "begin" with a "{". This sort of action does not belong in a VHDL environment. OTOH, the thought of a light weight subprogram call is enticing, however, code in-lining is something compiler optimization can sort out. The thought of a [[AnonymousTypes][subprogram with anonymous types on the interface]] is also enticing, in fact we have a proposal for this. ---++ Arguments For _Add your signature here to indicate your support for the proposal_ ---++ Arguments Against _Add your signature here to indicate your do not support for the proposal_ -- Main.MartinThompson - 2013-02-22 ---++ General Comments
Edit
|
Attach
|
P
rint version
|
H
istory
:
r3
<
r2
<
r1
|
B
acklinks
|
V
iew topic
|
Raw edit
|
More topic actions...
Topic revision: r1 - 2020-02-17 - 15:34:35 -
TWikiGuest
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback