(r4) Fix2008LRM7321 < P1076

P1076 Web>Vhdl2019CollectedRequirements>Fix2008LRM7321 (revision 4) (raw view)~~EditAttach~~
---+ Repair LRM Example 7.3.2.1

%TOC%

---++ Proposal Details
   * Who Updates: Main.DanielKho
   * Date Proposed:
   * Date Last Updated:
   * Priority:
   * Complexity:
   * Focus:

---+++ LCS

[[LCS2016_I06][LCS-2016-I06]]
---+++ Current Situation

The following example is taken from Section 7.3.2.1 of the LRM.
<verbatim>entity and_gate is
    generic(i1_o, i2_o: delay_length := 4 ns);
    port(i1, i2: in bit; o: out bit);
 end entity and_gate;
...

for L2: and_gate use entity work.and_gate(behavior)
        generic map(3 ns, 4 ns)
        port map(i1=>i1, i2=>open, o=>o);

configuration different of half_adder is
 ...
        for L2: and_gate
            generic map(2.8 ns, 3.25 ns)
            port map(i2=>Tied_High);
        end for;
    end for;
end configuration different;</verbatim>

This example tries to incrementally bind an open input port (i2), yet the port does not have a default value.<br /> <br />Section 6.5.6.3 states:<br />"It is an error if a port of mode in is unconnected (see 6.5.6.3) or unassociated (see 6.5.7.3) unless its declaration includes a default expression (see 6.5.2)."

This renders the example invalid, as the port i2 in the configuration specification L2 is of mode in and is left unconnected, yet it does not have a default value.
---+++ Requirement

We propose to specify a default value to the i2 port, so as to make this example valid:

<verbatim>entity and_gate is
    generic(i1_o, i2_o: delay_length := 4 ns);
    port(i1, i2: in bit := '1'; o: out bit);
end entity and_gate;</verbatim>

---+++ Implementation details

---+++ Code Examples

---++ Use Cases

---++ Arguments FOR

Daniel, interesting that in your reflector Email you had the default value set to '0' and have changed it to 'Z'... and that I thought that it should be 'H'... neither of which are valid values for type BIT.

I think we need to change it to '1' (assuming active-high inputs) in order to enable the 'AND_GATE' by default? -- [[Main.BrentHahoe][BAH]] - 2013-11-21

Brent, yes I agree to change it to '1' since the example uses type BIT. -- Main.DanielKho - 2013-12-12
---++ Arguments AGAINST

---++ General Comments

---++ Supporters

-- Main.DanielKho - 2013-11-14 -- [[Main.BrentHahoe][Brent Hayhoe]] - 2013-11-21

_Add your signature here to indicate your support for the proposal_
Topic revision: r1 - 2020-02-17 - 15:34:31 - TWikiGuest
P1076