TWiki
>
P1076 Web
>
Vhdl2019MeetingMinutes
>
2016_MeetingJuly28
(2020-02-17,
JimLewis
)
(raw view)
E
dit
A
ttach
<!-- Set ALLOWTOPICCHANGE = P1076AdminGroup --> ---+!! P1076 July 28, 2016 Meeting Minutes ---++!! Attendees: * Brent Hayhoe, Patrick Lehmann, Peter Flake, Rob Gaddi, Jim Lewis ---++!! Agenda: %TOC% ---++ Meeting Discussion * Restarting at line 85 * 85 [[SimulationControls]] reject nothing actionable * 86 [[NewRulesBitLiterals]] reject action not clear and/or not clear of its usefullness * 87 [[OrderingAllInterfaceLists]] accept. enhancement (also a regularization since we do this for generic lists) * 88 [[ProcessAllIncudesAllReachableSubprograms]] accept. LRM clarification. * 89 [[MultipleDesignHierarchies]] some day maybe - to become an enhancement it needs someone who has the issue to work it * 90 [[PreponedProcess]] - some day maybe - not enough demand for this to justify making it an enhancement - particularly for the amount of work * 91 [[UpdateStdLogicArith]] - some day maybe - not enough demand * 92 [[DynamicProcessInstance]] - some day maybe * 93 [[ShorthandSubprogram]] - some day maybe * 94 [[SequentialSignal]] - some day maybe * 95 [[ConditionalReturn]] - regularization * 96 [[RecommendErrorMessages]] - reject * 97 [[MixedSignalSupport]] - reject * 98 [[MultiCyclePath]] - reject - either redundant or belongs in a synthesis standard (depending on your understanding of the proposal) * 99 [[TruthTable]] - some day maybe - has similarity to Verilog gate libraries - can be implemented in VHDL as a constant with the input defined as the look up type. * 100 [[RangeOperations]] - enhancement * 101 [[AsynchronousChannels]] - some day maybe - needs more thought put into it and someone who is interested in it * 102 [[AtomicComposites]] - reject - it is primarily compiler hinting * 103 [[OverloadAssignment]] - enhancement - needs thought and trade off with implicit cast * 104 [[ClockedShorthand]] - some day maybe - needs someone to work it and to come up with the "right" syntax * 105 [[ProtectedTypeOperators]] - reject - there are no assignments to protected types and no proposal to do assignments * 106 [[DynamicRewiring]] - some day maybe * 107 [[SignalPools]] - subsumed by interfaces * 108 [[UserDefIOrules]] - subsumed by interfaces * 109 [[2State]] - reject - language revision that is trying to address a compiler optimization ---++ Review and Approve Meeting Minutes: Rob, Peter ---++ Next Meeting: Thursday [[2016_MeetingAugust4][August 4, 2016]], 11 am Pacific ---+++ Previous Meeting: Thursday [[2016_MeetingJuly21][July 21, 2016]]
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r3
<
r2
<
r1
|
B
acklinks
|
V
iew topic
|
Ra
w
edit
|
M
ore topic actions
Topic revision: r3 - 2020-02-17 - 15:36:16 -
JimLewis
P1076
Log In
or
Register
P1076 Web
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Main
P1076
Ballots
LCS2016_080
P10761
P1647
P16661
P1685
P1734
P1735
P1778
P1800
P1801
Sandbox
TWiki
VIP
VerilogAMS
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback