RecordIntrospection Use Case `ToJson` This use case demonstrates the usage of the proposed introspection capabilityto convert a complex data structure (nested records...
P1076 Working Group Public Documents These documents are for anyone with interest in the IEEE P1076 Working Group P1076 wg individual 2015.doc: P1076 Working...
Hi David, I can try and motivate the include concept first, and then open the can and look into that. You aren t the first to ask why we need it, but so far I felt...
Status Quo and Moving Forward with Bundles Ernst Christen, Mentor Graphics The Status Quo Since its first version in 1987, VHDL has supported design entities with...
Issue Screening and Analysis Committee (ISAC) Language Clarification Proposals These proposals are intended to clarify current language features that have clarification...
Interface Discussions Pages for the bullet points and questions relating to various aspects of the proposed new Interface construct. Heterogeneous Interface Requirements...
New Interface Port/Parameter Mode Requirements From an RTL perspective... A new `interface` construct with a primary aim to capture customized mode structures...
Interface Bundle Requirements Interfaces were originally conceived as using the standard record type to group various signal types together. A VHDL AMS...
Interface and Bundle Requirements Accepted Requirements (draft) The interface construct was originally prompted by the requirement for better support in order...
Heterogeneous Interfaces Ernst Christen, Mentor Graphics 1. Introduction As part of the work on P1076 201x, several proposals have been made that aim at providing...
Subprograms ## Single syntax for functions and procedures to do without declaration and definition regions. E.g.: package subs is end package subs; package body subs...
Candidate 1: Bundles specified as a type definition Think of a bundle as being an enhanced version of a record. A bundle uses the concept of conjugated modes, while...
Bundles in VHDL Introduction This page discusses issues around defining the concept of a bundle in VHDL. We use the term bundle here instead of interface to distinguish...
Simple record based interface One reason that the interface proposal was initially put forward: engineers want to put their structural level signal interconnects...
The bugzilla report 293 states that it is unclear whether the alternative label possible in an if or case generate statement forms part of the path name. The proposed...
Additional Interface Related Proposals Interfaces: Attributes for Interfaces provides new attributes to shortcut support for new interface modport construct...
Active IR List from VHDL 2008 Revised: JimLewis 2014 06 22 IRs accepted for consideration in VHDL 201X These items have been forwarded from ISAC requests to be...